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I. Introduction
A prototype MMPP Traffic Generator (TG) has be, m designed for testing of the
COMSAT-supplied SCAR lI Fast Packet Switch. By gin crating packets distributed
according to a Markov-Modulated Poisson Process (MMPP) model, it allows the
assessment of the switch performance under traffic conditicns that are more realistic than
could be genea_ed using the COMSAT-supplied Traffic C_erator Module. The MMPP
model is widely believed to model accurately real-world mperimposed voice and data
communications traffic.
The TO was designeA to be as much as possible of a "drop-in" replacement for the
COMSAT Traffic Generator Module. The latter fit on two Sdtera EPM7256ECK_ 192-pin
CPLDs and produced traffic for one switch input port. N,0 board changes are necessary
because it has been partitioned to use the existing board traces. The TO, consisting of
parts "TGDATPROC" and "TGRAMCTL" mug merely be mprogrammexi into the Altera
devices of the same name. However, the "040 controller _o_ware must be modified to
provide TG im'tialization data. This data will be given in St ction II.
1.1 High Level Description
Figure 1 depicts the inputs and outputs of the T,3. Tables 1 and 2 list their
functions and correspondence to signM names in the COMSAT documentation. Active
low signals are indicated by the "BAR" suffix (for TO sigaals) and by the 'backslash I'
suffix (for COMSAT signals). Signal names were presa-ved with minor exceptions.
Numbers in COMSAT signal names indicate thc generator index (one of eight possible).


















Figure 1: Traffic G-enemtor Block Diagram








Table 1: Inputs to the TrafEc O_e rator
Function
20 Mhz byte clock (system dock)
Memory bank C data. Contains the state
dwell and idle packet counts, statistically
generated according to the user specified
_tion
Memory bank D data. Contains the routc
numbers statistically distributed according to
the user specified distribution
VME Slave dataoutput lines
VME Slave address ouqmt lines




( ['G Module 6/20194 page 2)
(L_tannel 1 Traffic Generator,
] 1/10/94 page 2)
_ame
(Channel 1 Traffic Generator,
11110/94 page 3)
_EDAT[1 S..0]_I
















Table 2: Outputs of the Tra_c OeJterator
Function
I iII
output data to ECL serialization logic
output data readyflag
frame boundaryindicator
memory beak C evable





Module 11/10/94 page 3)
TGIDRDY'd
(TG Module 11/10/94 page 3)
TG 1UWFLG_I
(TO Module 11/10/94 page 3)
_Lrne
(Channel 1 Traffic Genentor,
1 II10/94 page 2)
salnc
(Channel 1 Traffic Ge_aerator,
11/10/94page 2)
memory bank C address Same
(ChaenelITrafficGenerator,
11/10/94page 2)
memory bank D address ssJ_e
(Channel 1 Trat_ Generator,
11/10/94 page 2)
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1.2 External Interfaces
An overview of the environment in which the TG _ ill reside is given in Figure 2,
All external interfaces function identically to the COMS.AT design. The TG is controlled
by the COMSAT dual '040 controller, which in turn i_ controlled by an _daeaxaet-
connected workstation. Direct control of the TO is perform xt by a 7256 CPLD called the
VME Slave, which translates the '040 commands to the appropriate data and control
signals required by the TG. Figure 3 depicts the interfaces to the memory banks and the
VME Slave. Details of the type of data and control will be given below in Section II.
Note that although the TO requires no modification of the COMSAT hardware, the
workstation and/or '040 controller software must be mo02fied to initialize the TO, as
discussed below.
DDPS
Workstation Conlrollet- Slave CONVERTER
Figure 2: TO Environmcaat
HOST
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Figure 3: Interfaces to Banks C, D and VME Slave
1.3 TO Operation
The normal operating sequence of the TG consists 3f an initialization phase and a
packet generation phase. During the initialization phase tJle VME slave controls the TG
and must perform the seven functions listed in "fable 3. F¢ r ready reference, Table 4 lists
the combinations of signals VMEADRBAR[12..9], VMECTRLBAR[4..0] and
VMEDATBAR[15..01 required.
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Table 3: VME SlaveResponsibilitiesDuringTG Initiafization
VME Slave Initialization Funo ions
I. Send reset command to TO: assert _RBAR9
VMECTRLBAR4 for at least one period of BYTCLI_.
and
2. Load the frame marker: assert VMEADRBAR10 mad VMEADRBAR1 for
at least one BYTCLK period with the frame marker cn VMEDATBAR[7..0]
3. Load the test length count: assert VMEADRBAI_.10 and VMEADRBAR0
for at least one BYTCLK period with the test length count on
VMEDATBAR05..0]
4. Load the LFSR initialization count: _;sert VMEADRBAR10,
VMEADRBAR1 and VMEADRBAR0 for at le_s_ oae BYTCLK period with
the initialization count on VMEDATBAR[15..0]
5. Load the congt_tion control throttles: assert V MEADRBAR11 and the
combinations in Table 3b for at least two BFTCLKE periods with the throttle
settings on VMEDATBAR[15_.0]. Odd (even) thr,)tfles must be placed on
lower (upper) byte of VMEDATBAR.
6. Load the congestioncontrolenablebits:assertVMEADRBARI2 forat
leastone BFTCLKD period with the enablebitson VMEDATBAR[7..0].
Portnumbers and bitnumbers inVMEDATBAR[7..0] correspond.
7. -Enablethe TG and begin the test: asse.'tVMEADRBAPO and
VM'ECTRLBAR3 foratleastone periodofBYTCLK


























Loa_, the frame marker
Load the test length count
Load the LFSR initialization count
Load the congestioncontrol

























throttlesfor ports 7 _nd 8
Load congestioncontrol enable
bits
EJmb te the TO and beginthetest
ARer the TG isenabled(thefinalstepin the initializationphase),itentc--rsthe
packetgencrmion phase. Thisphase lastsaslong as tracesarytogeneratethetotal(i.e.,
busy and idle)number ofpacketsspecifiedby theVME Sl_veduringinitializationstep3.
During thapacketgenerationphase any stepsinTable 3 car be executedatany time (e.g.,
stepI would resettheTG). However, step4 willnot have any effectbecausetheLFSR
initializationcount isignoredduringpacketgeneration.Once the requirednumber of
packetshas been generated,theTG entersa resetstatecaltedPOP,SET (seeFigure15),
where itstaysuntilthereceiptofan enablecommand fxxJm_aeVME Slave.
1.3.1 Frame and PacketFormat
The flame and packet smactur¢used isthe same ,isthatused by COMSAT. A
flame consistsof a one-byteflame marker followedby fonr58-bytepackets(seeSCAR
Program Phase II CriticalDesign Review 4/14/94). A packet consistsof a five-byte
headerand a 53-bytepayload,with theheadershown hlFJgum 4. All bitsoftheheader
arcsettozeroexceptfortheroutenumber, which isa vatiatedistributedaccordingto a
completely-.arbitrmy,user-programmable pd.fwhose inv,.-_edistributionis storedin
memory bank D. Note thatthisfeature(in conjunctim,with the congestioncontrol
throttlemc,amnism) givesus exceptionableflexibility in dealingwith congestionand
modeling trafficsources.Idlepacketshave a routenumbc: of allzeroes.The remaining
53 bytes of the packetconsistof allzeroesexceptfor a time stamp in the two bytes
immediatelyfollowingthe header. The stamp isa _mnt of the number of BYTCLK
transitionssincethereceiptoftheenablesignal.
1.3.2
2 b_ 2 bhs S bits 2 bits ,t b_ 6 b_ 8 bilL..
tx,m_ (,t,o) #¢ _3m_mt(m-o)
Figure 4: Packet Header Forrr at
The MMPP and the Packet Generation Proce_
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Packets are generated according to a Markov-,VIodulated Poisson Process
OVIMPP). This stochastic process is widely used in network performance _h to
model the bursty and correlat/ve aspects of tm_c which c,mtains a mix of v_ice, video
and data.
The NtMPP has two states: "busy" and "'idle". T.le former is characterized by
higherratesof busy packetgenerationthan the latter.Tle intemrrivaltimes between
busy packetsineitherstatearePoissondistributed.The tirres spentineitherof thestates
aregeomewicallydistributed.The number ofpackets(busyand idle)generatedinzither
statewillhenceforthbe ref_ed to as the "statedwell tim_:".The statediagram forthe
MMPP isgiveninFigure5,where X,,_._referrespectivelytothePoissonparametersfor
the busy and idlestateinterardvaltimes,and a, _ refertotheprobabilitiesof leavingthe
busy and idlestates,respectively.
Figure5: StateDiagram for theMMPP
The TG manages the state dwell time using a c )unter which stores the total
number m (0 :gm < 65535 ) of packets to be generated in the stare. The counter is loaded
upon state entry with an integer-valued geometric deviate, chosen from either the busy
state geometric distribution or the idle state geometric d[slz bution, depending on the type
of state being entered. Both types of dcviam are stored in meanory bank C, whose layout
is discussed below.
The packet intemrfival times are modeled by ancther counter (called the "idle
packet counter") wtdch contains the numb_ u (0 _ n :; 65535) of _ozmvcutiv© idle
packets that is to be geneaated before the next busy packe.. The counter is loaded upon
state entry and az°cer each busy packet generated while rerr aining in the same state. The
load values are integer-valued Poisson deviates, chosen firo_n either the busy state Poisson
distribution or the idle state Poisson distribution, depend ng on the state the TO is in.
Both types of deviate are stored in memory bank C, whose layout wiU now be discussed.
The generationof the requireddeviatesis done tt;ingthe "inversedistribution"
method, inwhich variatesfrom an arbitrarydistribution_a-eobtainedby evaluatingthe
inverseofthe distributionatuniformly-distributedvalues.Memory banks C and D store
the inversedistributionvaluesin look-up tablefashior. A 32-bitLFSR generates
uniform variateswhich addressthe banks. This look-up"ableapproach ispreferableto
computationalcircuitryforthisapplicationbecausethe me mory isalreadyavailablewith
the COMSAT hardware.Thisapproachisalsofasterand eser-l_)grammable.
Memory bank C islaidout as shown in Table 5. Bank D isused forthe route
number distribution.Rs map isnot shown because itisU-hial.Note thatthedistributions
ofthedwelltimesand idle packet countsarerepresentedt_ 12-bitaccuracy(i.e.,memory
addresswidth),insteadof the14 usedfortheroutenumber distribution.
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Busy state d_ ell times
Busy state idl _ packet counts
Idle state dw¢ [1 times
Idle state idle packet counts
A high-levelblockdiagramoftheTG isshown h_F!gure6,where itcartbe seen
II...J










Figm'e 6: High-Level Block Diagram of the TO
that the TO generates all 58 bytes of a packet simultaneol: sly in parallel. Conversion to
byte-serial format (required by the ECL logic) is performed by an output multiplexer
MUX which gives very high speed. The complicated ])arts of the design (e.g., the route
number genexator/congestioD control handler ROUTGEN2) with long critical paths run
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at half clock (signal BYTCLKD) because simulation has sh.)wn that they are too slow for
full speed and cannot be simpliflcd. Fortunately, the commencement of now route
number generation/congestion control takes place as soon _, the previous route number is
output to the ECL interface. This fact allows as many as 5'1 byte times to be used for the
process, which is more than enough.
L3.3 Simulation Results
Figure A1 on the next page shows the bursty, stoc_stic nature era sample packet
output stream. The two bottom traces CROUTSENT and _iv¢-Iow IDLESEND BAR)
indicate packet (idle or busy) times and idle packet times, respectively, for a simulation
sequence which begins in the busy state for seven packets, dweUs in the idle state for
eight packets, and then returns to the busy state for anoth_. 7 packets. The difference in
idle packet dcn,sity betwe_m the two states is clear from the .we traces.
Figure A2. shows the same simulation with the con:_e,stion control bit enabled for
output port 3, and its throttle set to 1. The "pre-congestic,n control" route number (i.e.,
the byte accessed from memory bank D) is FF. By obs,._.ing the trace of the output
(TGDATA[7..0]) between the vertical lines it can be :;con that the route fields in
successive paelcets alternate between FF and 7F, indicating correct congestion control on
output port 3 with a throttle of 1.
EL TG Design Details
The partitioning of the TG between the two CPLDs is shown in Figure 7.
.+
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_II.1 TGDATPROC Details
The upper module (TGDATPROC) functionsaregiven inTable 6. Tables7 and
8 listhefunctionsoftheinputsand output.s,re.specfive]y.
Table 6: Functions of_e TGDATPROC Module
TGDATPROC Functions
"Zl Ge_zer"_packct bytes for F,CI. serializalio_ _oglc
2. Compute packettime stamps
3. G_at_ packet routenumbers with c,o_)gemionconl_ol
4. Stor_congestion controlthrottlenumb_'s
5. Store fi'amemarker















Table 7: TGDATPKOC Inputs and thciI Functions
Fu n ct ion
im_ data from VbCE Slave (flame
marker, congestion control _mble bits and
throttle settings for chamxels)
addresses for setting of fimne, marker,
congestionbitsand th--otdcs xfings
BVTCLK divided-by-2 for c 3ngestion control
(see ROUTGEN2 module be low)
initializes busy packet genea';_on
memory bank D dam output lines which
conlm11the statistically-gene rated routing
number (before congestion Irrocessing)
initi_iz_ idle packet gin)era_ion
starts the route number gene ation
globalreset for TG (seeCN' ?IK,Eg below)
system clock (20 Mhz)
starts the timer (used to am- p the outgoing
packets)




Table 8: TGDATPROC Outputs and their Functions
Outputs Functio))
_ mmmmmimm_
TGDRDYBAR output data ready flag
TGDATA[7..0] output data t_ ECL serializa tion logic
ROUTDONE controller si_3al to acknowledge the
completion of the route nun tber congestion
control acUusUnent process
ROUTSENT controller sii_eLI tO ackhOW edge the sending of
the route number in the output stream
TGUWFLGBAR frame boendary indicator
schematic of TGDATPROC is shown /n Figure 8. The ROUTGEN2
is shown in Figure 9. ROUTGEN2 is re:;1xmsibl¢ for thro'ttlc storage,
control and the generation of the appropriately modified rome number
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accessedfrom memory bank D, which generatesroutenu nbers accordingto tlm user-
spccifivd statistical distribution.
The congestioncontrolscheme is as follows. Tke VME Slave loads throttle
scttLugs for each of the eight switch output ports in ROUT GEN2 at any time, including
reset. Throttle value n causesan idlepacket to be hmeJted every n successivebusy
packetsdestinedforth_ port.Throttleconlxolisenabled )nlywhom thethrottlenable
bitforthatportisassert_ The throttlenablebitsarcloaded from th_ VME Slave at
any time,and storedinROUTOEN2.
This processis imple,mcnted by a loopback scheme. Each bit of the muting
number (accessedfrom thememory bank D) isscque_fiall_ tested_Ifa particularbitis
set,then itisresetonlyifthatport'sthrottleisenablcdmid the number of consecutive
busy packetsdestinedforthatportthathave been alzcadys_utequalsthethrottlesetting.
The number of packetsalreadysentiscalledthe "throtfl(count" and ismaintained in
ROUTOEN2 by a down counter.Ifresetisperformed,the throttlecountisrestoredto its
original(VME Slave-provided)value. If not,the cotmt is dc_Temented.The route
number computed by thisprocessisoutputfrom theTG.
+ i t!..,, ....
_ _=,,: .-
:"i=_m_te._f- r_ltm':-
'mmlqit.l_ i _ : a¢,lmm .
•i..____.. ,,,, . J_ T--'_,__... q I'.
'L ....... • i_t..l_l • .............
I
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Figure 8: Schematic of the TGDATPROC Module
Figm'e 9: Schematic of the ROUT@E]_I2 Module
Other TGDATPROC subsystems are straightforward except for MUXCNTRI.,,
whoso text listing is shown in Figure 10. MUXCNTRL is (tosigned to convert the output
of the downeounter DNCN'I_ to appropriate select signats for the output multiplexer





sd[2..0], ro_t : OUTPUT;





WHEN 0 => sell_] = 7;
endframe = VCC;
_adl_ck= = VCC;
WHEN 52, 110, 168, 226 => soil1 = 6;
WHEN 53, Ili, 169, 227 => selL] = 5;
WHEN 54, 112, 170, 228 --> soll-[ " 4;
WHEN 55, liB, 171,229 => _ID =3;
rotasent = VCC;
WHEN 56, 114, 172, 230 => sei[1 = 2;
WHEN 57, 115, 173, 231 => selT1 = I ;
WHEN 58, 116, 174 =e- sol['] = 7;
endpaekct = VCC;
WHEN 232 => sel[_] - 0;
WHEN O_ => sol[l - 7;
END CASE;
Figure 10: Module OUTMUX D,.-sign
11.2 TGRAMCTL Details
The lower module (TGRAMCTL) functions arc gb,on in Table 9.
11 list the functions of the inputs and outptas, respectively.
Tables 10 and








Table 9: Functions ofthe TGRAMCTI, Module
TGRAMCTL FnneUons
Generate uniform variatas for addresses to memory b_mks C Lnd D, thus procuring sulmbty
distributedstatedwellfamesand idlepacketoounts
Control the movement between and the time in the M_k_v slates ("bursty" and "qule_').
Alsocontrolthegenerationofidlepacketsexluences
Control thegenera_onof busy packets
ControltheinitializationoftheTG, and storetheLFSR hdtislizafionc tmt.
Store the test length count














adfre._es for storing LFSR JnitJalimtlon and
length of_st counts,aswell as reset_g and
_abling the 1"(}
control bitsforresettingand enablingthe TG
flag indicating that the htst kyte in a frame has
just been sent to the ECI. s_ ializafion circuitry.
Used by CNTRLER to peril rm an orderly reset
sequence
flag which when asserted in. licates that the
mum number is being l_x)ce ;seal by
ROUTGEN2 according to the loopback
congestioncontrolproc_,_lur.-discussedabove.
memory bank C data output lines which contain
(at d+sjoim times) either the stat/stioally-
generated Markov state dw_ U times, or the
smttsflcally-gencmtvd idleFacketsequence
counts
flag indicating that file rout_ number byte has
just been passedto the ECL serialization
circuitry. Used by CN'IRL]7.R to begin
preparing another idle or bvsy packet
initializing dam from VME Slave (test count
length and LFSR initialization count)
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Memory bank C enable line
Memory ba_ D enable llne
Address linesformemory baak D. The lower
eight of tileselinesare oc_nectod to sclect_l
LFSR outputs and thus c_)n_in uniform varlates
for generatingthe stati_call:_-di._'buted
routing numbers
Address linm for memory bznk C. These lines
arc connected to selcctodLF _R outputs and
thus contain uniform variat_:, for gene_'ing the
statistically-distributed Mark ov _mIe dwell
times and com_'ponding idk pack_ counts
TG reset signal generat_t b_ CNTRLER
enab]esignal for the ti.mesttmp counter,
gener-,ttvd by CNTRLL_.
enable signalfor thedown c)unterwhich
sequences MUXCN'IXL am; OUTMUX in
TGDATPROC; genermcd by CNTRLER
enable signal for the gcnexalton ofm_ idle
packet. Generated by CNT_tLER and sent to
ROI_ITOEN2 in TGDA_ I)ROC
ramble signal to be_n _e lo:)pback congestiou
control procedure discv-_d above on the
rout_Mgnumber withinthe !_OUTGEN2
module in TGDATPROC; _;_emated by
CNTKLER
onable signalfor thegenera ion of a busy
packet. Generated by CNT]tLER and sentto
ROUTGEN2 in TGDATPR DC
BYTCLK dividcd-by-2 for _ongesfion control
(svc ROUTGEN2 module a)ove)
The schematicofTGRAMCTL isshown inFigme [I. The LFSR schematicis
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Figure I I: Schematic of the TGRAMCTL Module
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isshown in Figure12. Itis32 bitslongand has a periodof 2n - I. The tap locations
which arcused to form thelower 12 bitsofthe C memory bank address(seediscussion
below)and thelower eightbitsoftheD memory bank addr,;ss(sc¢discussionbelow) arc
as indicated in the figt_.
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The four Gh_IP_G modules ate identical "genclic" 16-bit down cotmters whose
schematic will not be shown because of its sirnplicity, qrhe_ function as the Markov state
dwelltime counter,idlepacket counter,testlengthcou Iterand LFSR initialization
counter,respectivelyreadingtop-to-bottomon theTORAM,2TL schematic.
The textfortheCNTRLER module isgiveninFigure13. Thismodule isaFinite
StateMachine (FSM) which isthecontrollerforthe TO. A Mealy type arehiteeture(i.e.,
outputschange inresponseto inputchangeswithoutc_mg ng state)was chosen because
itiseasiertounderstandand debug. The statediagramforCNTRLER is_ven inFigure



































r_ r, s : OL_P UT;
t, v, w, xi, y : OUTPUT;
z, zl, z3, z4o z_5,z6 : OUTF UT;
)
VARIABLE
ss : MACHINE WITH STATES (9orsct_ inR, Aft'c, As, Bsl, Bs2, Bs, Cpm,










































1, n,r,s,v,w,xi,y,z,zl ,z 3,z4,z5,z6;
0,1,0,1,1,1, 1,1, 1, 1, 1, 1, 1;
1,1,1,1,1,0, 1,1.0, 1, I, 1, 1;
1,1,1,1,I,1, 1,I, 0, 1, 1, I, 1;
1,0,0,1,1,0, 1,1, 0, 1, 1, 1, 1;
1,1,0,1,1,0, 1,1: 0, 1, I, 1, 1;
1,1,1,0,1,0, 1,1, 0, 1, 1, 1, 1;
1,1,0,1,1,0, 1,1: 0, 1, 1, 1, 1;
1,1,0,1,1,0, 1,1_ 0, 1, 1, 1, 1;
1,1,1,1,0,0, 1,1, 0, 1, 1, 1, 0;
1,1,1,1,1,0, 1,1, O, 1, 1, 1, 1;
1,1,1,1,1,0, 0,I. 0, 1, 1, 0, 1;
1,1,1,1,1,0, 0,1, 0, 1, 1, 0, 1;
1,1,1,1,1,0, 1,0, 0, 1, 1,0, 1;
1,1,1,1,1,0, 1,0, 0, 1, 1, 0, 1;
1,1,1,1,1,0, 0,0, 0, 1, I, 1, 1;
1,1,1,1,1,0, 0,0, 0, 1, 1, 1, 1;
t,1,1,1,1,0, 1,1, 0, 1, 1, 1, 1;
1,1,1,1,1,0, 1,1, 0, 1, 1, I, 1;
1,1,1,1,1,0, 1,1, 0, 0, 0, 1, 1;
1,1,1,1,1,1, 1,1, 0, 1, 1, 1, 1;
1,1,0,1,1,0, 1,1, 0: 1, 1, 1, 1;
1,1,1,1,1,0, 1,0, 0, I, 1,0, 1;
1,1,1,1,1,0, 1,0, 0, 1, 1, 0, I;
O,x,x,x.x,x,x,x,x => porsct. O,
1,x,x,x.x,x,x,x.x => init, O,
x.x.x,l,x,x,x,x,x => preot, O,
x,x,x,O.x,x.O,x.x => init, O.
x.x,x,O,x,x,l,x,x=> Apm, 1,
x,x,x,x,x,x,x,x,x --> As, O,
x,l.x.x.x,x,x,x,x=> Apm, 1,
x.O.x,x,x,x,x,x,x => Bsl, O,
x,x,x,x,x,x,x,x,x=> Bs2, 0,
x,x,x.x.x.x,x,x,x => Bs, O,
x,x,O,x,x,x,x,x,O=> Cpre, O,
x,x,O.x.x.x.x.x, 1 => Bs. O.
x.x,l,x,x,x.x,x,O-_> Cwait, O,
x,x,l,x,x,x,x,x,1 => Bs, O.
x,x.x_x,x.x.x,x.x -> Cscnd, 0,
x,x,x,x,x,x,x,l,x -> Csend, 0,
x,x.x,x.x.x.x,0,x => Cs. 0.
x,x,x.x.O,x,x,x,x => Cs. O,
x.x,x,x,l,x,x,x,x => Cpogt, O,
x,x,x,l,x,x,x.x.x=> prcot, O,
x,l,x,O,x.x.x.x,x => Apm, 1,
x,O,l.O.x.x,x,x,O=> Cwait, O,
x,O, 1,0,x,x,x,x, 1 --> Cpost, O,















x,0,0,0,x,x,x,x,0 ---> C'pre, 0, 1,1,1,1,1,0,
x,0,0,0,x,x,x,x,1 ,-> Cpost, 0, l,l,l,l,l,0,
x,x,x,x,x,x,x,x,x---> Dsend, 0, 1,1,1,1,1,0,
x,x,x,x,x,x,x,l,x => Dsend, 0, 13,1,1,1,0,
x,x,x,x,x,x,x,0,x -> Ds, 0, 1,1,1,1,1,0,
x,x,x,x,0,x,x,x,x=> Ds, 0, 1,1,1,1,1,0,
x,x,x,x,l,x_x,x,x --> Dsl, 0, LI,I,I,I,0,
xa_.x,l,x,x,x,x.x=> preot. 0, 1AA,1,LI,
x,l,x,0,x,x,x,x,x=> Apr¢, 1, 1,1,0,1,1,0,
x,0,x,0,x,x,x,x,x--> Bsl, 0, 1,1,0,1,1,0,
x,x,x,x,x,l,x,x,x=> porset, 0, 1,1,1,1,1,1,













0, 1, 1, 0,
0,1,1,0,
0, ], 1, 1,
0, 1, 1, 1,
0,1, 1, 1,




0, l, 1, 1,
1, :, 1, 1,














Figure 13: Text of the CNTP..LER Modfle Design
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LFSRCNTENA_BA_ ENALFSR_BAR_ TMS'rMPEN A_BAR, ENADNCN'I_ BAR
PRELOC, ENALFSK BAR, TMSTMPENA BAR, EN ADNCNTR_BAR
LDSDC_BAR, TMSTMPENA BAR, KNADNCN'IR_ 3AR
ENALFSR_BAR, TMSTMPENA_BAR, ENADNCNT _BAR
LDIPC BAR, TMSTMPENA BAI_ ENADNCNTR I.AR, DWELL _IDLECHOOSE
TMSTIV_ENA BAR, IDLESEND_BAR, ENADNCNTR_BAR, BUSYSEND_BAR
TMSTMPENA BAR, ENROUTE_BAR, ENADNCN'J I__BAR, BUSYSEND BAK
TMSTMPENA BAR, IDLESEND_BAR, ENROUTE_ BAR, ENADNCNTRBAR
TMSTMPENA BAR, ENADNCNTK_BAR, CNTI)ECR_BAR




Opportunities for future work exist with the pJ_st nt implementation, as well as
with a standard-cell ASIC implementation.
11.3.1 O_nportunities With the P_msent TG Implementation
There are three nmjor enhancements that can be made. The first is the
incorporation of different Faeket priorities and lengths. Ntemory bank D could store the
user-programmable probability distributions for the pr(ori ties and lengths, in addition to
the route number distribution that it now contains. The loss (2 bits) in pdf resolution
would be incomequential because the present value (14 bil_) exceeds our needs.
The second major enhancement is the widening of the Time Stamp Counter to 40
bits. Its present length of 16 bits was chosen because it .allowed the design to fit in the
9ZO_ S_3K['IOSEr_t _LV£ flSAD _99g g89 919 X'Va Lg:II _ LS/IZ/OI
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7256 CPLDs. However, the length of the longest test is less than a second. Widening the
counter would increase the test length to over 15 hours, which is ample enough to study
long-term effects of congestion handling procedures on m_ny different mixes of packet
types and priorities. The LFSR and its initialization colmtc'r should also bc widened, in
order to guarantee long-term uniformity of the gencra_=d ad_:resses.
The third major ¢nhan_mcnt is the inclusion of extra states in the Markov
process. Three or more statesmay allow more accurateJnodclingof trafficand more
thorough testingof the switch. The literatureon multi-stateMMPPs isscantyand this
presentsan opportunityforsignificantresearchand publicat.on.
These enlmncemonts wig requirebiggerCPLDs. "fhe utilizationpercentagesfor
the present design (88% and 47%) are high enough that l_'t aer modifications might make
routing/fitting/placement very all.cult. Routing/fitting of the present design already is
tight as evidcnced by the fact that it consumed 40 man-ho _s and dictated placement of
theclockdivisionflip-flopon thedeviceotherthanthe one thatneeded it.The effectof
the enhancements on the speed of the TG will be minimal because of the parallel
architecture.
11.3.2 _O_ooymnities for the Development of a Standard-Cell T_GImnlvmenl_tion
A standard-cellASIC implementationoftheTG wculd allowtheincorporationof
the enhancements mentioned above (as well as other_;)without routing or board
trace/spaccproblems. Itwould alsoallow the testingof futureswitcheswhich require
higher speeds, and the multi-state Markov process would g_nerate more realistic traffic.
